Abstract-The concept of a tile hadron calorimeter (HCAL) for the International Linear Collider (ILC) has been developed. A major aspect is the improvement of the jet energy resolution by measuring details of the shower development and combining them with the data of the tracking chamber (particle flow). The concept utilizes scintillating tiles that are read out by novel Silicon Photomultipliers (SiPMs) and takes into account all design aspects that are demanded by the intended operation at the ILC. The proposed concept has been validated by three prototype configurations. The first one, a 72 × 72 cm 2 -large setup with 576 detector channels, has been tested with a hadronic beam at the CERN SPS test facility. The front-end electronics has proven to work as specified for ILC with self-trigger and zero-suppression by defining a single trigger-threshold around 0.5MIP per front-end ASIC. In a second 5-layer configuration with 720 detector channels with a novel data acquisition, the fully synchronous operation of all layers has been established successfully. The third prototype configuration with a size of 36x216cm has shown excellent signal integrity of the clock-and control signals over the final design length of 216cm. Results for the detector's performance with and without power-switched front-end electronics will be shown.
I. INTRODUCTION

W
ITHIN the CALICE collaboration [1] , new concepts for calorimeters for the ILC [2] are developed and tested. The current calorimeter proposal follows the particleflow concept [3] , [4] , [5] . The particle-flow algorithm (PFA) requires the detection of each individual particle of the hadronic jets including the particles tracks and energies. In order to measure the shower development within the calorimeters, a high granularity has to be reached. A possible setup for the barrel calorimeter is shown in Fig. 1 . The sandwich hadronic calorimeter (HCAL) with 48 layers is a cylindrical structure with an inner and outer radius of 2.0 m and 3.1 m, respectively. Inside the HCAL the electromagnetic calorimeter (ECAL) will be placed, while the HCAL is surrounded from the outside by the magnet.
Conflicting requirements have to be considered in the calorimeter design [6] , [2] . On one hand, the PFA demands for a large inner radius of the detectors in order to allow efficient tracking. On the other hand, the diameter of the magnet should (Tile HCAL) with an inner radius of 2 meters the electromagnetic calorimeter (ECAL) is placed. The structure is surrounded by the magnet (3.5T).
be as small as possible for cost reasons. Together with the requirement of high granularity, the front-end electronics has to be inside the absorber structure and highly integrated with typical layer sizes of about 1 × 2.2 m 2 . For the Analogue Tile Hadron Calorimeter (AHCAL), a possible realization, the requirements can be achieved by the use of scintillating tiles with a size of 3 × 3 cm 2 that are read out by novel silicon photomultipliers (SiPMs) [7] , [8] . One of the main new features of the embedded electronics is the on-detector zero-and noise suppression. The frontend analogue/digital ASICs [9] allow a channel-wise gain adaptation in order to compensate spreads in the channels gains. Together with the equalization of the light yields by the on-chip bias DACs, this allows the operation with a single threshold for all channels of an ASIC. Since the stringent space requirements do not allow active cooling inside the absorber structure, the power dissipation of the integrated electronics has to be limited as far as possible. This is mainly achieved by switching off all active parts of the inner detector in between the bunch trains of the ILC bunch train structure (powerpulsing).
The proposed calorimeter concept has been tested in different prototype configurations that have in sum addressed all critical electrical and mechanical design aspects. In section II the basic setup of the AHCAL and its basic modules are described. In section III the different prototype configurations are presented with respect to the covered design aspects. Results for noise performance and power pulsing are shown.
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II. TILE HADRON CALORIMETER CONCEPT
The cylindrical structure of the AHCAL (cf. Fig. 1 ) will be divided into 16 sectors. Perpendicular to the beamline, the current proposal only foresees one subdivision of the sectors. The resulting half of a sector is shown in Fig. 2 . All electronics connections and interfaces (detector interface boards) can be placed at the two end-faces which are easily accessible for maintenance and service lines [10] .
HBU2
36cm CIB DIF2 CALIB2 POWER2 Fig. 3 : Photo of the realized basic detector module. The HBU2 inner detector module with the scintillating tiles on the back side will be placed between the absorber plates. The modules DIF2, CALIB2 and POWER2 will be located at the end-face of the absorber structure.
A basic detector module in its final arrangement is shown in Fig. 3 . The electronics of the inner sectors layers will be divided into base units (HBU2) with typical sizes of 36 × 36 cm 2 . The HBU2 contains 144 detector channels, each channel is a scintillating tile of 3 × 3 × 0.3 cm 3 with wavelength-shifting fiber and integrated SiPM. The current SiPMs have 796 pixels and a gain of about two million. Different options for SiPMs and scintillating tiles, for example without wavelength-shifting fibers, dimples in front of the SiPMs for a better light collection and tiles individually wrapped with reflector foils, are still under consideration (c.f. Fig. 4 ).
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SiPM SiPM LED hole Mirror The SiPMs are read out by the front-end readout ASICs SPIROC2b [9] that communicate with the DAQ interface modules (DIF2, c.f. Fig. 3 ). The DIF2 module is connected via the currently developed module LDA, that concentrates the communication of all 48 layers to a single, optical ethernet line to the global data acquisition. More details on the setup of the electronics have been described previously [10] , [11] .
III. PROTOTYPE CONFIGURATIONS
In order to test the suitability of the proposed calorimeter concept for an operation at the ILC, different prototype configurations have been realized and tested under various operating conditions. Main topics that had to be addressed next to the general performance were the operation of the large scale electronics in the dense mechanical environment. The power dissipation has to be reduced sufficiently in order to avoid a heating up of the detector and complex temperature gradients in the absorber structure. The SiPM noise in the rough environment has to be low enough for an operation at ILC. These topics have been addressed by the prototype configurations that are described in the following.
A. Parallel Units
In the final configuration at ILC, three parallel readout units will be connected to one set of DAQ interface modules in each layer as shown in Fig. 2 . For the test of the parallel readout scheme and the related DAQ operating software, 4 HBU2s in a 2x2 configuration with 576 detector channels have been connected to a single set of DAQ interface modules as shown in Fig. 5 . The resulting prototype has been tested for 2 weeks at the CERN SPS testbeam facility, which was the first test of the detector's response to hadrons (pions). An achieved hitmap of the detector response is shown in Fig. 6 .
The prototype has been used additionally for a deeper understanding of the SiPMs noise properties. At ILC there will be no external event trigger. The front-end ASICs SPIROC2b trigger by themselves when the signal amplitude at one of the 36 inputs exceeds an adjustable, predefined threshold. This threshold is usually set to 0.5MIP. The remaining trigger rate originating from SiPM noise above 0.5MIP is still in the order of 50Hz per channel, while the resulting trigger noise rate for a complete HBU2 is dominated by a few channels, usually. The measured noise trigger rate depending on the adjustable trigger threshold for one HBU2 is shown in Fig. 7 .
While the achieved noise trigger rate does not imply any limitation of the detector's operation at ILC, where the bunch train lengths is about 1ms, the noise trigger rate might fill the analogue memory of the SPIROC2b ASICs in low-rate testbeam setups with considerably longer measurement times. A novel noise suppression scheme has been developed especially for testbeam operations that addresses the noise hit problem. Triggered noise events that occur during one clock period of the data taking clock are removed from the SPIROC's analogue memory at the end of the clock period, when there is no validation of the event by an external trigger scintillator within the same clock period. The noise suppression scheme has been tested in the DESY 2GeV electron testbeam facility as shown in Fig. 8 . Without noise suppression the obtained MIP histogram still shows contributions from the pedestal peak (c.f. left part in Fig. 8 top) that originate from noise hits in neighbouring channels of the same ASIC. With the noise suppression applied, only the pure MIP events remain in the resulting histogram (c.f. Fig. 8 bottom) . The noise suppression scheme has been used successfully at the CERN testbeam period with the parallel units prototype as well. Additionally, the SPIROC2b offers the possibility to adjust the trigger threshold channel-wise for the 36 input channels. This would require a considerable calibration effort for a 4 million channel calorimeter at ILC. The CERN testbeam period has shown that it is possible to operate all 36 channels of one SPIROC2b ASIC with the same trigger threshold without limitation of the detector performance.
B. Multilayer Setup
A multilayer setup with 5 detector layers and one HBU2 each has been realized and been tested at the 2-3GeV electron testbeam facility at DESY. For the multilayer operation a newly developed data acquisition was used for the first time. The DAQ has to ensure that all detector layers are active exactly at the same time, avoiding that single layers are taking data while others are being read out. Additionally, it has to operate all layers synchronously. To all events or hits within a shower the same timing identification must be assigned for all layers. Otherwise the event builder cannot collect the hits of all layers together for a correct event reconstruction. This can only be accomplished by a synchronous distribution of the operating clocks and the start-command for the data taking to all layers. The result shown in Fig. 9 proves the synchronous operation of all 5 detector layers of this prototype setup. The new DAQ is currently based on ZYNQ-FPGA [12] prototype boards. In a next step, the LDA module as shown in Fig. 2 will be integrated to the DAQ setup.
C. Full extension prototype and Power Pulsing
The typical extension of one calorimeter layer in ILC contains three parallel readout units with 6 HBU2s connected together and 864 detector channels per unit. A prototype with 216cm DIF Fig. 10 : Photo of the full extension setup, including 6 HBU2 modules connected together and to a single set of DAQ interface modules. The realized length of 216cm is the extension as it is foreseen at ILC. 6 HBU2s and the final length of 216 cm has been realized in the laboratory as shown in Fig. 10 . Main purpose of this setup was the verification of the signal integrity of the fast 40MHz clocks and the fast LED triggers along the full extension as well as the test of the detector performance at the end of the readout unit. The full extension setup has been also used for a test of the power-pulsing performance. In order to reduce the inner detector's power dissipation the unused parts of the front-end electronics are switched off as soon as it is possible. The bunch-train structure of ILC offers the possibility for a power-pulsing scheme of the front-end electronics. Bunch trains of 1ms duration are followed by 199ms gaps as shown in Fig. 11 . During the 1ms bunch trains the events are stored in an analogue way in the front-end ASICs SPIROC2b, afterwards the events are digitized and the whole detector is read out in the remaining time between the bunch trains. The analogue preamplifiers of the SPIROCs as the main current consumers can be switched of directly after the bunch train with the power-control signal pwr a (c.f. Fig. 11 ), the A/D converters are switched on during the conversion phase only (pwr adc). The power-control signals do not switch off the respective power-supply voltages, but only the current sources of the respective circuit part in the front-end ASICs. With the proposed scheme, a power-dissipation of 25 W for the electronics and 15 W for the SiPMs is aimed.
The full extension prototype was used to determine the necessary switch-on time T on (c.f. Fig. 11 ) that is needed in advance to the bunch train in order to allow the power-supplies to settle down. When the detector is switched on during powerpulsing, a current step of 2.75A has to be compensated by the power regulators and blocking capacitors. Although a fast transient regulator LT1575CS8 is used on the DAQ interface board POWER2 with switching times of only few 10 s, the analogue power supply VDDA settles down only within a few ms (black curve in Fig. 12 ). Main reason for the long time constant are the resistances of the interconnecting flexleads in between the 6 HBUs of the full extension setup of 19mΩ on VDDA and 4mΩ on ground per flexlead. The resistances cause a voltage drop of 180 mV on VDDA and 40 mV on ground across the 216cm long setup when the detector is switched on. The undershoot for the standard blocking-capacitor setup with 500 F between VDDA and ground per HBU2 can be reduced by additional blocking capacitors (c.f. Fig. 12 ). With additional 6mF blocking capacitors and a switch-on time T on < 2 ms the detector performance remains compromised, resulting in increased noise and reduced channel gain. With switch-on times T on > 2 ms, the detector performance recovers completely and obtained single-pixel spectra show the same quality with and without power-pulsing as shown in Fig. 13 . Although the increased effective on-time of the inner detector electronics still does not require an active cooling inside the absorber structure, optimization strategies for the power-pulsing performance are still under test. Different architectures for the input stage of the SPIROC2b ASICs as well as optimized values for additional blocking capacitors will be considered to reduce the switch-on time.
IV. OUTLOOK
The electronics architecture of the proposed concept is being used as well for two further detectors parts within CALICE. The first is a scintillator-based version of the electromagnetic calorimeter (ECAL), organized by the University of Shinshu. The second is a further option for the tile HCAL using tiles with concave dimples to improve the uniformity of the response, organized by the Northern Illinois University.
As next step a combined testbeam with other CALICE detectors is foreseen. Different options for tiles, SiPMs and electronics are still under test as well as the next generation of the multilayer data acquisition.
V. CONCLUSIONS
Within the CALICE collaboration the concept of a tile hadron calorimeter based on scintillating tiles and SiPMs and following the particle flow principle has been developed. The concept has been validated by different large-scale prototype configurations, addressing all critical electrical and mechanical design issues that are relevant for an operation of the calorimeter at the ILC. With the prototypes the key issues of the proposed concept have been established successfully. The front-end detector can be operated with a single trigger threshold per SPIROC2b ASIC. The full extension prototype could be operated with power pulsing for a first time. The SiPM noise trigger rate above 0.5MIP has proved to be no limitation of the detector performance for ILC.
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